Refine your search
Collections
Co-Authors
Journals
A B C D E F G H I J K L M N O P Q R S T U V W X Y Z All
Anandi, V.
- Low Power Design for Integrated Systems
Abstract Views :148 |
PDF Views:2
Authors
Affiliations
1 MSRIT, Bangalore, IN
2 VSB Engineering College, Karur, IN
3 AIMS, Bangalore, IN
1 MSRIT, Bangalore, IN
2 VSB Engineering College, Karur, IN
3 AIMS, Bangalore, IN
Source
Programmable Device Circuits and Systems, Vol 4, No 10 (2012), Pagination: 484-487Abstract
The increasing prominence of portable systems and the need to limit power consumption and hence, heat dissipation in very high density VLSI chips have led to rapid and innovative developments in low power design recently. Leakage control is becoming critically important for deep sub-100nm technologies due to the scaling down of threshold voltage and gate oxide thickness of transistors. In this paper, we discuss major sources of power dissipation in VLSI systems, and various low power design techniques on the technology and circuit level, logic level, and system level.Keywords
High Density VLSI Chips, Low Power.- Power Efficient Arithmetic Circuits for Application Specific Processors
Abstract Views :180 |
PDF Views:2
Authors
Affiliations
1 MSRIT, Bangalore, IN
2 Department of ECE, VSB Engineering College, Karur, IN
3 AIMS, Bangalore, IN
1 MSRIT, Bangalore, IN
2 Department of ECE, VSB Engineering College, Karur, IN
3 AIMS, Bangalore, IN
Source
Programmable Device Circuits and Systems, Vol 4, No 11 (2012), Pagination: 542-547Abstract
This paper presents a study on RT level power optimization techniques in terms of their applicability on data-low intensive data path designs and their efficiency. The dynamic power management techniques of clock gating is investigated and their efficiency evaluated by sample designs. The static RTL power optimization methods are discussed. More specifically, the design of power efficient data path components for use in Application Specific Processors is going to be investigated.Keywords
Clock Gating, Dynamic Power, Data Path, Simulation.- Ophthalmomyiasis due to Oestrus Ovis Complicated with Methicillin Ressistant Staphylococcus Aureus First Report Near Coastal Area
Abstract Views :312 |
PDF Views:0
Authors
Affiliations
1 Research Scholar, Department of Microbiology, Vinayaka Missions Medical College & Hospital, Karaikal, Puducherry, IN
2 Professor, Department of Microbiology, Vinayaka Missions Medical College & Hospital, Karaikal, Puducherry, IN
3 MS (OG) Post Graduate, Balaji Medical College and Hospital, Chennai, IN
1 Research Scholar, Department of Microbiology, Vinayaka Missions Medical College & Hospital, Karaikal, Puducherry, IN
2 Professor, Department of Microbiology, Vinayaka Missions Medical College & Hospital, Karaikal, Puducherry, IN
3 MS (OG) Post Graduate, Balaji Medical College and Hospital, Chennai, IN